


**CYPRESS  
SEMICONDUCTOR  
CORPORATION**

**COMMUNICATIONS DESIGN CONFERENCE  
SEPTEMBER 24, 2002**

**T.J. RODGERS  
PRESIDENT & CEO**

# Tech Spending Has Risen Rapidly and Has Been Above Trend line


U.S.-based Information Technology % of Nominal Business Capital Equipment Spending




Source: Morgan Stanley Internet Research; Bureau of Economic Analysis; Data as of 05/03/01

# DATA COM GROWTH

## COMMUNICATIONS SERVICES REVENUE \$ BILLIONS




## WW INTERNET SUBSCRIBERS MILLIONS




Source: Dataquest - May 2001

## WW BROADBAND SUBSCRIBERS MILLIONS




Source: Cahners In-Stat - June 2001

## WW WIRELESS PENETRATION %



Source: Yankee Group - June 2001

## US BACKBONE TRAFFIC EXABYTES (10<sup>18</sup>)




Source: McKinsey & JP Morgan - May 2001




**ECONOMY**



# CYPRESS SHARE PRICE




# SERVICE PROVIDER CAP-EX





# WHY COMMUNICATIONS?



*San Francisco Chronicle*

CHRONICLE SECTIONS

## *Recession slams telecoms hard. Layoffs, bankruptcies abound*

Todd Wallack, Chronicle Staff Writer

"The worst is yet to come," wrote telecom analyst Scott Cleland of the Precursor Group of Washington, D.C., in a research report last month. Cleland predicted that a number of telecom firms could face insolvency during the next two years, ranging from equipment-maker Nortel Networks to Santa Clara DSL provider Covad Communications.


Posted on Tue, Jul. 23, 2002

*The Mercury News*

## *Lucent posts 9th straight quarterly loss, cuts more jobs*


MURRAY HILL, N.J. (Reuters) - Telecommunications equipment maker Lucent Technologies Inc. Tuesday posted its ninth consecutive quarterly net loss and said it would have to cut another 7,000 jobs because the telecom spending slowdown has not relented...

# SEMICONDUCTOR SUPPLY & DEMAND





# CUSTOMER INVENTORY




***“Near-death experience forces  
collaboration.”***


**—Dave Ayers  
Officer, Supply Chain Engineering  
Lucent**

# EXCESS SEMICONDUCTOR INVENTORY FORECAST

CONSUMPTION OF EXCESS INVENTORY HAS SLOWED AND WRITE-OFFS HAVE INCREASED...



# WHERE ARE WE IN THE CYCLE?



**TECHNOLOGY BUYS**




**CAPACITY BUYS**




**OVER-BUILD**




**OVER-INVENTORY**



# WHERE ARE WE IN THE CYCLE?



# WHERE ARE WE IN THE CYCLE?



# **HISTORY LESSON: THE RAILROAD BUBBLE**

## **IN BRITAIN:**

**1850: 6,084 MILES OF TRACK WHEN BUBBLE BURST**

**1910: 21,000 MILES OF TRACK**

## **IN US:**

**1860: 30,000 MILES OF TRACK WHEN BUBBLE BURST**

**1900: 500,000 MILES OF TRACK**

Source: P.J. C. Ransom in I. McNeil, A. Fishlow  
Data courtesy of Brian Arthur



*“Gee Ed, do you have any idea  
what this is going to cost?”*



## Collaborative Design

means more than just working next to each other.



# Supplier Partnership Evolution









# Characteristics of Good Supply Chain Management

- Price is Not the Only Thing that Matters
- Performance Criteria used to Determine Splits
- Appropriate Payment Terms
- Liability Management
- Respond to Suppliers Needs
- Allow Suppliers to Create Value
  - Supply Chain Integration
  - Logistics Management

# THE ELECTRONICS FOOD CHAIN

**SILICON WAFER**



**IC "CHIPS"**



**BOARDS**



**SYSTEMS**






# EMS becoming Design Driven

- ▶ Engaging earlier in the product life cycle
- ▶ OEM Divestitures will continue
- ▶ Opportunity to engage with customers earlier in the design cycle

## Typical Design Cycle



# CYPRESS TRANSFORMATION



# STRATEGIC ACQUISITIONS

|          | MOTOROLA 7% | NEC 5% | INTEL 3% | ERICSSON 2% | MOTOROLA 1% | CISCO 6% | NORTEL 4% | LUCENT 3% | EMC 1% | IBM 1% | COMPAQ 1% | PCD PERSONAL COMM | TTD TIMING PROD     | CMS CYPRESS MICRO | SLM SILICON LIGHT |  |
|----------|-------------|--------|----------|-------------|-------------|----------|-----------|-----------|--------|--------|-----------|-------------------|---------------------|-------------------|-------------------|--|
| WIT WIN  |             |        |          |             |             |          |           |           |        |        |           | BLUETOOTH         |                     |                   |                   |  |
| WAN SAN  |             |        |          |             |             |          |           |           |        |        |           | ROBOCLOCK         | ZERO DELAY          | OPTICS O/E CONV   |                   |  |
|          |             |        |          |             |             |          |           |           |        |        |           | EMI BUFFER ComL   |                     |                   |                   |  |
| PC CNSMR |             |        |          |             |             |          |           |           |        |        |           | USB ECHELON       | PROG CLOCK PC CLOCK | PSoC              |                   |  |
|          |             |        |          |             |             |          |           |           |        |        |           | RADIOCOM          |                     |                   |                   |  |
|          | GALVANTECH  |        | HIBAND   |             | ALATION     |          | IC WORKS  |           |        |        |           |                   |                     |                   |                   |  |
|          |             |        | ARCUS    |             | ISD         |          | IMI       |           |        |        |           |                   |                     |                   |                   |  |
|          | LARA NET    |        | ANCHOR   |             | SCANLOGIC   |          |           |           |        |        |           |                   |                     |                   |                   |  |



# STANDARDS BODIES




# MANUFACTURING COOPERATION

**PROBLEM: TIME TO MARKET**

**SOLUTION: AUTOLINE, ASSY & TEST TIME 8 HRS**

**BENEFIT: FAST RAMP FOR MOBILE MARKET**



# CONSULTANTS PROGRAM



**122 CONSULTANTS APPROVED:**

**PSoC = 100**

**USB = 22**

**CERTIFICATION & TRAINING PROCESS**


**COLLABORATIVE WEBSITE LIVE**

**IP PROCESS IN DEFINITION**

# CDC BOOTH PARTNER



# CDC BOOTH PARTNER ITALTEL FLEXBENCH



# PROBLEM: TIME TO MARKET

**SPECIAL REPORT**  
SIMULATION TOOLS  
SPEED DESIGN  
DESIGN VERIFICATION **83**

**SPECIAL REPORT**  
SECURITY ICs  
TARGET CONSUMER  
APPLICATIONS **105**

**DESIGN APPLICATIONS**  
INTEGRATING GDS  
COMPILERS INTO  
RUGGED COMPUTERS **117**

www.edmdesign.com  
**Electronic Design**  
The Authority on Emerging Technologies for Design Solutions

Subscribe Today! Visit our website for more information.  
**Nov. 6, 2000**  
A Design Publication • \$5.95

**ED Exclusive**

**SOLUTION**


**Programmability Boosts SoC's Flexibility p. 74**

**PRODUCT ROUNDUP**  
80-CHIP ANALYZER  
INTEGRATES CORE  
TESTING .....page 83

**IN-CIRCUIT TRACING**  
ANALOG SEPARATOR  
INTO DIGITAL  
SOURCE .....page 89



**SYSTEM APPLICATIONS**  
SHOWING THE SIGNAL  
CLASSES GREATLY  
SIMPLIFIED SPECTRUM  
ANALYSIS .....page 127

**NEWS FOR DESIGN**  
GAGLP COMBS HIKES  
ANALOG UP  
RELIABILITY .....page 137






# SONOS DEVICE






# PSoC DIE







# **ANALOG CAPABILITY**

**Delta-Sigma A/D converters**

**Successive Approximation  
A/D converters**

**Incremental A/D converters**

**Programmable gain/loss stage**

**Analog comparators**

**Zero-crossing detectors**

**Filters**

**Amplitude modulators,**

**Amplitude demodulators**

**Sine-wave generators**

**Sine-wave detectors**

**Sideband detection**

**Sideband stripping**

**Frequency modulation**

**Frequency demodulation**

**Audio coding, audio decoding,**

**Audio output drive**

**Audio compress/expansion**

# PSoC Designer™

Integrated Development Environment

Device Editor  
Configuration

Application Builder  
Compiler

Debugger


Simulator

Device Programmer

In-Circuit Emulator

- Timers
- Timer8
- Timer32
- Timer8
- Timer16
- Timer24

User Modules selected for placement:




|                | Total | Used |  |
|----------------|-------|------|--|
| Analog Blocks  | 12    | 0    |  |
| Digital Blocks | 8     | 3    | <div style="width: 37.5%; height: 10px; background-color: green;"></div> |
| RAM            | 256   | 2    |  |
| ROM            | 16384 | 100  |  |

### 24-bit down timer with period and capture registers Timer\_24

| Resources:    | Required                     | Optional |
|---------------|------------------------------|----------|
| SoCBlocs      | 3 Digital, 0 Analog          |          |
| Memory        | TBD FLASH, TBD SRAM          |          |
| Pins          | 1 per external I/O and clock |          |
| Other Modules |                              |          |

- Timers
- Counters
- PWMs
- Serial User Modules
- Transmit8
- Receive8
- SPIM
- SPIS
- CRC16
- UART
- PRs
- ADCs
- Filters
- Amplifiers
- DACs

User Modules selected for placement:



|                | Total | Used |  |
|----------------|-------|------|--|
| Analog Blocks  | 12    | 0    |  |
| Digital Blocks | 8     | 5    | <div style="width: 62.5%; background-color: green; height: 10px;"></div> |
| RAM            | 256   | 4    | <div style="width: 1.56%; background-color: green; height: 10px;"></div> |
| ROM            | 16384 | 200  | <div style="width: 1.22%; background-color: green; height: 10px;"></div> |

## Universal Asynchronous Receiver/Transmitter


## UART

| Resources:    | Required                     | Optional            |
|---------------|------------------------------|---------------------|
| SoCBlocs      | 2 Digital, 0 Analog          |                     |
| Memory        | TBD FLASH, TBD SRAM          |                     |
| Pins          | 1 per external I/O and clock |                     |
| Other Modules |                              | Baud Generator, CRC |



- Timers
- Counters
- PWMs
- Special User Modules
- PRs
- ADCs
  - GenericADC
  - 14-bit ADC
  - 12-bit ADC
  - 10-bit ADC
- Filters
- Amplifiers
- DACs

User Modules selected for placement:



|                | Total | Used |                                  |
|----------------|-------|------|----------------------------------|
| Analog Blocks  | 12    | 1    | <div style="width: 8.3%;"></div> |
| Digital Blocks | 8     | 6    | <div style="width: 75%;"></div>  |
| RAM            | 256   | 6    | <div style="width: 2.3%;"></div> |
| ROM            | 16384 | 300  | <div style="width: 1.8%;"></div> |

### 14-Bit Incremental ADC, DEMO ONLY

### ADC

| Resources:    | Required                     | Optional |
|---------------|------------------------------|----------|
| SoCblocs      | 0 Digital, 2 Analog          |          |
| Memory        | TBD FLASH, TBD SRAM          |          |
| Pins          | 1 per external I/O and clock |          |
| Other Modules |                              |          |

Asdfjasdfjadf,lasdfi,asdfadjfdjfas;



ADC\_1

| Global Resources |              |
|------------------|--------------|
| _1               |              |
| _2               |              |
| _Select          | DISABLE      |
| _Clock           | 3_MHz        |
| arDriverByp      | LinearDriver |
| arDriverPow      | LowPower     |
| _Mode            | DISABLE      |
| p_Timer          | 512_Hz       |
| chModePur        | DISABLE      |

Module Parameters


|            |  |
|------------|--|
| ar16_Clock |  |
|------------|--|

Placement Parameters

|       |      |
|-------|------|
| r     | Blue |
| al    | ?    |
| og SC | ?    |

User Modules selected for placement: Next Position

14-bit ADC\_1  
 Amplifier\_1  
 DAC6SC\_1  
 LowPassFilt...  
 Timer24\_1  
 UART\_1








Amplifier\_1

Global Resources

|             |              |
|-------------|--------------|
| _1          |              |
| _2          |              |
| _Select     | DISABLE      |
| _Clock      | 3_MHz        |
| arDriverByp | LinearDriver |
| arDriverPow | LowPower     |
| _Mode       | DISABLE      |
| p_Timer     | 512_Hz       |
| chModePur   | DISABLE      |

User Modules selected for placement:



Placement Parameters

|         |            |
|---------|------------|
| Color   | Dark Green |
| log SCA | 1 0        |
| log SCB | 1 1        |

Global Resources

|             |              |
|-------------|--------------|
| _1          |              |
| _2          |              |
| _Select     | DISABLE      |
| _Clock      | 3_MHz        |
| arDriverBy  | LinearDriver |
| arDriverPow | LowPower     |
| _Mode       | DISABLE      |
| p_Timer     | 512_Hz       |
| chModePur   | DISABLE      |

Module Parameters


|             |   |
|-------------|---|
| IT_Clock    | ? |
| IT_Input    | ? |
| IT_Output   | ? |
| IT_OutputEn | ? |

Placement Parameters

|              |       |
|--------------|-------|
| Color        | Green |
| Digital Comm | 3     |
| Analog Comm  | 6     |

User Modules selected for placement:

14-bit ADC\_1    Amplifier\_1    DAC6SC\_1    LowPassFilt...    Timer24\_1    UART\_1





Global Resources

|             |              |
|-------------|--------------|
| _1          |              |
| _2          |              |
| _Select     | DISABLE      |
| _Clock      | 3_MHz        |
| arDriverBy  | LinearDriver |
| arDriverPow | LowPower     |
| _Mode       | DISABLE      |
| p_Timer     | 512_Hz       |
| chModePur   | DISABLE      |


Module Parameters

|             |   |
|-------------|---|
| IT_Clock    | ? |
| IT_Input    | ? |
| IT_Output   | ? |
| IT_OutputEn | ? |

Placement Parameters

|             |       |
|-------------|-------|
| Color       | Green |
| Global Comm | 3     |
| Local Comm  | 6     |

User Modules selected for placement:




Global Resources

|                       |              |
|-----------------------|--------------|
| UART_1                |              |
| UART_2                |              |
| UART_Select           | DISABLE      |
| UART_Clock            | 3_MHz        |
| UART_DriverBypass     | LinearDriver |
| UART_DriverPowerLevel | LowPower     |
| UART_Mode             | DISABLE      |
| UART_P_Timer          | 512_Hz       |
| UART_ModePumpControl  | DISABLE      |

Output Parameters

|                 |                      |
|-----------------|----------------------|
| Port_0_0_Drive  | 0-Resistive 1-Strong |
| Port_0_0_Select | StandardCPU          |
| Port_0_1_Drive  | 0-Resistive 1-Strong |
| Port_0_1_Select | StandardCPU          |
| Port_0_2_Drive  | 0-Resistive 1-Strong |
| Port_0_2_Select | StandardCPU          |
| Port_0_3_Drive  | 0-Resistive 1-Strong |
| Port_0_3_Select | StandardCPU          |
| Port_0_4_Drive  | 0-Resistive 1-Strong |
| Port_0_4_Select | StandardCPU          |
| Port_0_5_Drive  | 0-Resistive 1-Strong |
| Port_0_5_Select | StandardCPU          |
| Port_0_6_Drive  | 0-Resistive 1-Strong |
| Port_0_6_Select | StandardCPU          |
| Port_0_7_Drive  | 0-Resistive 1-Strong |
| Port_0_7_Select | StandardCPU          |
| Port_1_0_Drive  | 0-Resistive 1-Strong |
| Port_1_0_Select | StandardCPU          |
| Port_1_1_Drive  | 0-Resistive 1-Strong |
| Port_1_1_Select | StandardCPU          |




Global Resources

|                       |              |
|-----------------------|--------------|
| UART_1                |              |
| UART_2                |              |
| UART_Select           | DISABLE      |
| UART_Clock            | 3_MHz        |
| UART_DriverBypass     | LinearDriver |
| UART_DriverPowerLevel | LowPower     |
| UART_Mode             | DISABLE      |
| UART_P_Timer          | 512_Hz       |
| UART_ModePumpControl  | DISABLE      |

Output Parameters

|                 |                      |
|-----------------|----------------------|
| Port_0_0_Drive  | 0-Resistive 1-Strong |
| Port_0_0_Select | StandardCPU          |
| Port_0_1_Drive  | 0-Resistive 1-Strong |
| Port_0_1_Select | StandardCPU          |
| Port_0_2_Drive  | 0-Resistive 1-Strong |
| Port_0_2_Select | StandardCPU          |
| Port_0_3_Drive  | 0-Resistive 1-Strong |
| Port_0_3_Select | StandardCPU          |
| Port_0_4_Drive  | 0-Resistive 1-Strong |
| Port_0_4_Select | StandardCPU          |
| Port_0_5_Drive  | 0-Resistive 1-Strong |
| Port_0_5_Select | StandardCPU          |
| Port_0_6_Drive  | 0-Resistive 1-Strong |
| Port_0_6_Select | StandardCPU          |
| Port_0_7_Drive  | 0-Resistive 1-Strong |
| Port_0_7_Select | StandardCPU          |
| Port_1_0_Drive  | 0-Resistive 1-Strong |
| Port_1_0_Select | StandardCPU          |
| Port_1_1_Drive  | 0-Resistive 1-Strong |
| Port_1_1_Select | StandardCPU          |

User Modules selected for placement:



Status

Source generation completed..Would you like to switch into the Application Editor mode?

Yes No

|     |          |          |     |
|-----|----------|----------|-----|
| Sta | 1 P0[7]  | 48 VCC   | ?   |
| GO5 | 2 P0[5]  | 47 P0[6] | All |
| All | 3 P0[3]  | 46 P0[4] | Sta |
| All | 4 P0[1]  | 45 P0[2] | Sta |
| GO7 | 5 P2[7]  | 44 P0[0] | Sta |
| Sta | 6 P2[5]  | 43 P2[6] | Sta |
| ASA | 7 P2[3]  | 42 P2[4] | Sta |
| GIL | 8 P2[1]  | 41 P2[2] | Sta |
| GO7 | 9 P3[7]  | 40 P2[0] | Sta |
| Sta | 10 P3[5] | 39 P3[6] | Sta |
| Sta | 11 P3[3] | 38 P3[4] | Sta |
| Sta | 12 P3[1] | 37 P3[2] | Sta |
| Sta | 13 SMP   | 36 P3[0] | Sta |
| Sta | 14 P4[7] | 35 XRES  | ?   |
| Sta | 15 P4[5] | 34 P4[6] | Sta |
| Sta | 16 P4[3] | 33 P4[4] | Sta |
| Sta | 17 P4[1] | 32 P4[2] | Sta |
| Sta | 18 P5[3] | 31 P4[0] | Sta |
| Sta | 19 P5[1] | 30 P5[2] | Sta |
| Sta | 20 P1[7] | 29 P5[0] | Sta |
| Sta | 21 P1[5] | 28 P1[6] | Sta |
| Sta | 22 P1[3] | 27 P1[4] | Sta |
| Sta | 23 P1[1] | 26 P1[2] | Sta |
| Sta | 24 VSS   | 25 P1[0] | Sta |



Cypressproject files

- Source Files
  - boot.asm
  - main.asm
- Headers
- Library Source
  - PSocConfig.asm
- Library Headers
  - m8c.inc

Files


```
main.asm
;
; Temporary Assembly Main line

export _main

main:
PSocConfig.asm
    MOV REG[ e3h], 00h
; Instance name 14-bit ADC_1, User Module 14-bit ADC
; Instance name 14-bit ADC_1, Block Name FIRST_CAPS(ASA21)
    MOV REG[ 94h], 00h
    MOV REG[ 95h], 00h
    MOV REG[ 96h], 00h
    MOV REG[ 97h], 00h
; Instance name 14-bit ADC_1, Block Name LSB(DIGITAL_7)
    MOV REG[ 3ch], 10h
    MOV REG[ 3dh], 54h
    MOV REG[ 3eh], 00h
; Instance name Amplifier_1, User Module Amplifier
; Instance name Amplifier_1, Block Name FIRST_CAPS(ASA10)
    MOV REG[ 80h], 00h
    MOV REG[ 81h], 00h
    MOV REG[ 82h], 00h
    MOV REG[ 83h], 00h
; Instance name Amplifier_1, Block Name SECOND_CAPS(ASB11)
    MOV REG[ 84h], 00h
    MOV REG[ 85h], 00h
```




# WHY CHOOSE PSoC? PARTS REDUCTION




~~90+ Parts~~

**\$2.00**



20+ Parts

# MEMORIES IN SWITCHES



## CUSTOMER ISSUES

**BANDWIDTH**


**LATENCY**

**DENSITY**

**AVAILABILITY**


**BIT COST**

# 18 M NoBL RAM



PROBLEM: MAKE IT GO FASTER

## QUAD DATA RATE (QDR)



CUSTOMER ISSUES

**BANDWIDTH**

LATENCY

**DENSITY**


AVAILABILITY

BIT COST


PARTNER: CISCO



# QDR, 6 Gbps



# NINE MEGABIT DUAL-PORT RAMs




**CYPRESS**




**IDT**

# QUADPORT MEMORY




# PROBLEM: FAST SWITCHING WITH DATA BUFFERING

## RAID DIRECTOR CARD






# QUADPORT: PACKET MANIPULATION




# QUAD-PORT, 9.6 GBPS




# PROBLEM: INEFFICIENCY OF ETHERNET OVER SONET

$$\text{OC-48 FRAME} = 16\text{X STS3} = 48\text{X STS 1}$$




# SOLUTION: VIRTUAL CONCATENATION (DYNAMIC BANDWIDTH ALLOCATION)

OC-48 FRAME = 16X STS3 = 48X STS 1



PARTNER: NORTEL

# PROBLEM: TOO MANY PROTOCOLS



**PARTNERS: NORTEL, CISCO, RIVERSTONE**


# POUSIC2GVC






# PROBLEM: PACKET FORWARDING AT OC-192 SPEED

## NETWORK SEARCH ENGINE




**PARTNER: CISCO**

# 256K NSE



# CYPRESS OC-48 / STM-16 LINECARD



# OC-48 SYSTEM SOLUTION



## FUNCTIONS


- 2 X GIGE BACKPLANE
- LAYER 3 CLASS
- LAYER 4 CLASS
- OC-48 PORT

## ALL CYPRESS SILICON

- DCD (**POSIC**<sup>™</sup> FRAMER, OC-48 PHY, HOTLINK II<sup>™</sup> PHY, **QUADPORT**<sup>™</sup> DSE, DELTA39K<sup>™</sup> CPLD)
- MPD (**NOBL**<sup>™</sup> SRAM)
- TTD (ROBOCLOCK II<sup>™</sup> CLOCK DRIVER)
- PCD (USB FX-2)
- CMS (**PSOC**<sup>™</sup>)





# CYPRESS TEXAS DGE WAFER



# Grating Light Valve™ Technology

## Spatial Light Modulation Based on Diffraction

CHINES







# PROBLEM: NON-EQUAL SIGNALS IN DWDM SYSTEM

## Equalizes DWDM Channels 50 GHz Channel Spacing

Before Equalization




After Equalization




**PARTNER: LUCENT, CIENA**

# SLM 2200 Dynamic Gain Equalizer

## Principle of Operation







## Highly Accurate Dynamic Gain Equalizer Controls Optical Power Precisely

Based on Grating Light-Valve technology, this versatile MEMS product provides speed, accuracy, and reliability advantages to communication system designers.

*Roger Allan Executive Editor*

**A**n optical dynamic-gain equalizer (DGE) for dense wave-division multiplexing (DWDM) communication systems sets unprecedented performance levels for precision, dynamic range, and reliability. This product, essentially a seamless one-dimensional array of variable optical attenuators (VOAs), is the first such device to

employ diffractive micro-electromechanical system (MEMS) technology with ultra high-spectral resolution. Its maker, Silicon Light Machines, a subsidiary of Cypress Semiconductor Corp., uses a patented MEMS Grating Light-Valve (GLV) technology developed at Stanford University in California, and now optimized for telecommunications applications.

Essentially, a GLV is a diffraction-type spatial light modulator that's fabricated in a standard CMOS fabrication facility. The model 2200 DGE delivers power accuracy, or residual noise of  $\pm 0.1$  dB



tional communication channel that's used affects the shape of the power spectrum. These issues are magnified in dynamically changing DWDM systems.

This is where the model 2200 shines. Designed for C-band operation in the 1550-nm spectral region, it independently attenuates optical power over multiple spectral regions, using a single dynamic module instead of a static approach. Future versions are being considered for operation in the L and S bands.

The 2200 is really a subsystem made up of the drive electronics on a board, an optics module that contains the GLV device, and an opti-

# THE PARTNERSHIP DEAL

## SILICON SUPPLIER

“FREE” IP & DEBUG

HIGHER VALUE PRODUCTS

DESIGN WINS

STEADY BUSINESS

HIGHER MULTIPLES

## SYSTEM MAKER

YOUR IP IN SILICON

MOORE’S LAW: COST, INTEGRATION

PRODUCT YOU WANTED/KNOW

STABLE SUPPLY

HIGHER MULTIPLES

**FROM NOW ON: IT WON’T EVEN TAKE A NEAR-DEATH  
EXPERIENCE TO WORK TOGETHER**